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ABSTRACT Compared to SiC MOSFET, the switching loss of Si IGBT is much higher due to its slow
switching speed and tail current. Si IGBT/SiC MOSFET hybrid switch device can reach to optimal
performance with low static and dynamic loss, which can improve the current capacity of SiC devices and
reduce the power loss of Si IGBT based converters. With the separated gate control signals, the switching
moments of the two devices can be controlled independently to ensure Si IGBT under zero-voltage
switching (ZVS) conditions. This measurement tends to reduce the switching loss of Si IGBT. However,
the switching time delay between these two devices has significant impacts on its power loss. In this paper,
the switching time delay optimization method is proposed to minimize the power loss of the hybrid switch.
The static and dynamic characteristics of Si IGBT/SiC MOSFET hybrid-paralleled switch are studied, and a
generalized power loss model for hybrid switch is developed. The influence of switching time delay on the
characteristics of hybrid switch is analyzed and verified through double pulse tests in a phase-leg
configuration. The experimental results show that the optimal turn-on delay time is that the two devices turn
on at the same time and the turn-on loss can be reduced by about 73% compared with the solely Si IGBT
and by about 52% compared with the solely SiC MOSFET. While the optimal turn-off sequence is that the
Si IGBT turns off ahead of the SiC MOSFET. Under the proposed optimal turn-off delay time of the hybrid
switch, the turn-off loss is reduced by about 61.4%. This optimization strategy is used in a Buck converter
to verify the superiority of the SiC/Si hybrid switch and the optimal switching sequence. Simulation results
show that the optimal switching sequence is consistent with theoretical analysis, and the efficiency is
improved by 2.5% compared with Buck converter using solely Si IGBT.
INDEX TERMS Si IGBT/SiC MOSFET, hybrid switch, power loss model, switching time delay, double
pulse tests
NOMENCLATURE
a The current ratio flowing through Si IGBTand SiC MOSFET.
Ec_MOS Conduction loss of SiC MOSFET.
Ec_IGBT Conduction loss of Si IGBT.
Eon Turn-on loss of the hybrid switch.
Ehard_on_MOS Hard-switching-on loss of the SiC MOSFET.
Ehard_on_IGBT Hard-switching-on loss of the Si IGBT.
ΔEcon_MOS_on Additional conduction loss of SiC MOSFETin Ton_delay.
ΔEcon_IGBT_on Additional conduction loss of Si IGBT inTon_delay.
Es_on_MOS Turn-on loss of the SiC MOSFET in Ton_delay
when Ton_delay ≥0 and Ton_delay≤Ton_MOS.
Es_on_Hybrid
Turn-on loss of the hybrid switch after
Ton_delay when Ton_delay is shorter than the turn-
on time of Si IGBT or SiC MOSFET.
Es_on_IGBT
Turn-on loss of the Si IGBT in Ton_delay when
Ton_delay＜0 and |Ton_delay|≤Ton_IGBT.
Ehard_off_MOS Hard-turn-off loss of the SiC MOSFET.
ΔEcon_MOS_off Additional conduction loss of SiC MOSFETin Toff_delay.
Ehard_off_IGBT Hard-switching-off loss of the Si IGBT.
Eoff_IGBT1 The zero-state response of turn-off losscaused by undertake the blocking voltage.
Eres_off The inherent loss of IGBT when turned off.
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Eoff_IGBT2 The zero-input response of turn-off losscaused by removing inherent plasma.
Eoff Turn-off loss of the hybrid switch.
Eoff_delay Turn-off loss of the hybrid switchconsidering the additional conduction loss.
iC Forward current flowing through Si IGBT.
iD Forward current flowing through SiCMOSFET.
iL Forward current flowing through hybridswitch.
IO Load current when hybrid switch working atstatic state.
Ib The critical forward current when Si IGBTbegins to conduct current.
IL0 The load current when it is distributed evenlyin the two devices of the hybrid switch.
k The curve slope ratio of Si IGBT and SiCMOSFET.
RCE(on) On-resistance of Si IGBT.
RDS(on) On-resistance of SiC MOSFET.
Ton Total turn-on time of the hybrid switch.
Tcon Conduction time of hybrid switch.
Ton_MOS Turn-on switching time of SiC MOSFET.
Ton_IGBT Turn-on switching time of Si IGBT.
Toff_MOS Turn-off switching time of SiC MOSFET.
Toff_IGBT Turn-off switching time of Si IGBT.
Ton_delay Turn-on delay time.
Toff_delay Turn-off delay time.
τ0 The lifetime of the IGBT.
τ The exponential time constant for thedependency of the IGBT’s turn-off loss.
vCE Forward voltage of Si IGBT.
vDS Forward voltage of SiC MOSFET.
vGS Gate-source voltage of SiC MOSFET.
vGE Gate-emitter voltage of Si IGBT.
VF Forward voltage of hybrid switch.
VT0 Inherent turn-on voltage drop of Si IGBT.
I. INTRODUCTION
In the past few decades, silicon (Si) IGBT has been
widely used in high-power applications for its low forward
voltage drop and high current capability. However, due to the
inherent limitations of Si material, such as narrow band gap,
low thermal conductivity and low critical breakdown electric
field, it is challenging for Si-based power devices to meet the
requirements of next-generation power electronic
applications. Recently, SiC power devices have attracted
attentions due to its superior properties [1]-[2]. For example,
SiC MOSFET is increasingly adopted for its reduced
switching loss, and the power density and efficiency of the
converter can be further improved.
However, due to the low short-circuit withstand capability
[3], high cost of the material and its fabrication [4], the
applications of SiC power devices are limited, and the current
rating of SiC MOSFET is still not competitive compared
with Si IGBT. Therefore, a Si IGBT/SiC MOSFET hybrid
switch concept was proposed to make fully use of Si IGBT
benefits in conduction characteristics and SiC MOSFET
benefits in switching characteristics [5]-[8]. The gate control
signals of SiC MOSFET and Si IGBT are controlled
separately so that the SiC MOSFET is responsible for
facilitating hard switching process of the hybrid switch and
the Si IGBT is zero-voltage switched. This measurement
helps to reduce switching loss, especially the turn-off
switching loss caused by turn-off current tail of the IGBT [9].
In recent years, some studies on Si IGBT and SiC
MOSFET hybrid paralleled switch has been done and was
reported to achieve optimized efficiency [10]-[18]. [10]-[12]
compared the performance and cost of hybrid switches
composed of SiC MOSFET and Si IGBT with different
current ratings. The comparison shows that hybrid switches
with equivalent rated current are more costly than single Si
IGBT solution. Therefore, a cost-effective solution was
proposed by using high-current Si IGBT as main switch and
low-current SiC MOSFET as auxiliary switch. In [13]-[14],
the 6.5 kV Si IGBT and SiC MOSFET hybrid switch for
high voltage applications and the hybrid switch was proved
to be efficient in efficiency improvement. The results show
that, the total loss of high-voltage hybrid devices is reduced
by about 35% compared with single-device solutions. In
[15]-[18], the current distribution between the Si IGBT and
SiC MOSFET inside the hybrid switch was studied. It is
shown that the hybrid parallel switch has lower switching
loss and oscillation compared with all-Si IGBT and all-SiC
MOSFET switches.
In an ideal condition, SiC MOSFET firstly turns on and
turns off later, which can realize ZVS of the IGBT, and the
switching energy of the IGBT is ignored. As a matter of fact,
the switching-off characteristic of the IGBT is special [19]
and this makes the actual switching characteristics of the
hybrid switch more complicated. When SiC MOSFET is
turned off, there is a current spike in IGBT which may lead
to additional power loss. Setting a turn-off delay time can
decrease the power loss in IGBT but will introduce more
power loss in SiC MOSFET. The turn-on and turn-off delay
time significantly affects the switching performance and
efficiency of the hybrid switch. Therefore, the switching
delay time needs to be optimized to minimize the total turn-
off losses in the hybrid switch since the turn-on switching
loss of the SiC MOSFET within time Toff_delay might be larger
than the reduced turn-off loss of the Si IGBT. Some studies
on the switching time delay have already been done these
years. [20]-[21] have conducted a certain degree of research
on the switching timing of hybrid parallel switches, and a
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gate drive signal dynamic adjustment strategy for the inverter
was proposed. [22]-[24] studied the relationship between
switching delay time and switching power loss but the
selection of an appropriate delay time is not mentioned. [25]-
[27] conducted research on the characteristics of Si/SiC
hybrid devices. Starting from the performance of the hybrid
device converter, the influence of the hybrid device gate
drive control strategy on the characteristics of the hybrid
device is analyzed. However, the previous study on the
characteristics and power loss of the hybrid device is quite
simple. The principle of switching-delay-time selection for
“SiC+Si” hybrid device is still insufficient, either.
To bridge such a research gap, this paper presents two
original contributions that distinguish our work from existing
literature. First, a generic power loss calculation model is
established according to the conduction characteristics of the
hybrid switch. Second, the relationship between the power
loss of the hybrid switch and the switching time delay is
revealed and an optimized switching time delay method is
proposed. The phase-leg configuration is one of the most
commonly used power circuit structure in power electronic
converters. The structures include single-phase half-bridge,
full-bridge, three-phase and multi-phase bridge circuits,
covering various types of converters. For simplicity, we
studied the phase-leg configuration and conducted some
experiments to give more guidance on real applications, such
as electric vehicle application.
The following sections of this paper are organized as
follows. Section II summarizes the output characteristics of
SiC MOSFET, Si IGBT and the SiC/Si hybrid switch. In
Section III, the power loss model of the hybrid switch device
is developed, and influence of the switching delay time on
the power loss of the hybrid switch device is analyzed. In
Section IV, the optimal switching delay time of the hybrid
switch device is verified through the double pulse test
experiments. In Section V, simulations are carried out on a
Buck converter to verify the superiority of the SiC/Si hybrid
switch with the optimal switching sequence, and finally
conclusions are drawn in Section VI.
II. CONDUCTION CHARACTERISTICS OF “SIC+SI”
HYBRID DEVICES
The hybrid switch proposed in this paper is composed
of a Si IGBT with a high current rating and a SiC MOSFET
with a low current rating and Fig.1 shows the configuration
of the hybrid switch. The number of SiC MOSFET and Si
IGBT are depended on the load current.
FIGURE 1.  “SiC+Si” hybrid switch configuration.
In [11], the hybrid switch can work safely and reliably
under most operating conditions when the SiC/Si current
ratio is as low as 1:5. The smaller this ratio is, the less safely
the hybrid device works. By contrast, the lager ratio results in
the higher cost of the hybrid switch. Therefore, a
compromise is made between the reliability and the capital
cost. In the following study, C2M0160120D (SiC MOSFET,
CREE) and IKW25N120T2 (Si IGBT, Infineon) are used for
hybrid-parallel connection. The SiC/Si current ratio is 1:2.27,
which is acceptable according to previous study, showing an
excellent cost performance. Table 1 shows the related
parameters and the test conditions of the conduction
characteristics.
TABLE I
PARAMETERS OF SIC DEVICES AND SI IGBT EVALUATED
Device SiC MOSFET Si IGBT
Part No. C2M0160120D IKW25N120T2
Voltage Rating/V 1200 1200
Current Rating (25℃)/A 18 50
RDS(on)(25℃)/mΩ 160 -
VCE(SAT)(25℃)/V - 1.7
The conduction characteristics are tested at room
temperature of 25°C and the testing conditions are listed in
Table 2. The experimental set up are all the same in this
study. Fig. 2 compares the output characteristic curves of the
Si IGBT, SiC MOSFET and hybrid switch of these two
devices. Under light load conditions, due to the inherent
turn-on voltage drop VT0 in Si IGBT, the turn-on switching
loss is larger than SiC MOSFET. Under heavy load
conditions, Si IGBT has lower conduction power losses
compared with SiC MOSFET. The output characteristics of
the hybrid switch is the combination of the Si IGBT and SiC
MOSFET. As shown in Fig. 2, at small load current, the
output characteristic of the hybrid switch is close to that of
the SiC MOSFET and the conduction loss of the hybrid
switch is smaller compared with using Si IGBT alone; while
at large load current, the output characteristic curve of the
hybrid switch is close to that of the Si IGBT and the
conduction loss of the hybrid switch is smaller compared
with using SiC MOSFET alone. Therefore, the conduction
loss of the hybrid switch is significantly reduced under light
load and heavy load conditions.
TABLE II
TESTING CONDITIONS OF THE CONDUCTION CHARACTERISTICS
Device SiC MOSFET Si IGBT
Ambient temperature/℃ 25 25
External Gate Resister/Ω 5 5
Drive Voltage/V 20/–4 15/–8.7
Fig. 3 illustrates the current distribution between Si
IGBT and SiC MOSFET. When load current iL<5 A, the load
current only flows through the SiC MOSFET; When 5
A<iL<18 A, part of the load current starts to flow through the
Si IGBT, and it increases faster than that of the SiC
MOSFET; When iL=18 A, the current flowing through the
IGBT and SiC MOSFET is distributed evenly; When iL>18
A, the current flowing through the IGBT starts to be more
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than the current flowing through the SiC MOSFET. With the
increase of load current, current flowing through SiC
MOSFET and current flowing through Si IGBT increase
almost linearly. The curve slope ratio of Si IGBT and SiC
MOSFET is defined as k, one can get k=6.5 according to the
on-resistance of Si IGBT and SiC MOSFET. The current
distribution of the hybrid switch depends on these two
devices and the load current. With the increase of load
current and k, Si IGBT undertakes more load current.
FIGURE 2. Output characteristic of Si IGBT, SiC MOSFET and hybrid
switch.
FIGURE 3. Current distribution of hybrid device.
III. POWER LOSS MODEL OF HYBRID DEVICES
To improve the efficiency of the phase-leg converters,
the characteristics of Si/SiC hybrid switch is studied, and
the power loss model of Si/SiC hybrid switch is established.
To make calculation more accurate, the time period should
be defined more precisely. According to different switching
sequences, SiC MOSFET can be turned on and off with the
sequence of leading or lagging behind Si IGBT. As shown
in Fig. 4, we can get four gate control patterns for hybrid
paralleled devices. The conduction time Tcon and switching
time Ton and Toff are marked in Fig. 4. G1 is the gate drive
signal of the SiC MOSFET, and G2 is the gate drive signal
of the Si IGBT. Conduction time Tcon and switching delay
times Ton_delay and Toff_delay are labeled in Fig.4. Ton_delay and
Toff_delay are included in Tcon since the hybrid switch is
conducting during this period. The additional conduction
loss in switching delay time will be discussed when we
analyse the switching characteristics later.
(a) (b)
(c) (d)
FIGURE 4. Different gate control patterns of hybrid switch. (a) Pattern I.
(b) Pattern II. (c) Pattern III. (d) Pattern IV.
A. CONDUCTION LOSS MODEL
A conduction model of the paralleled hybrid device
under the steady state is shown in Fig. 5. The internal
parasitic capacitance and inductance are ignored for
simplicity. The forward voltage vDS is the same as vCE. The
current distribution varies according to the output
characteristics of the paralleled devices. The Si IGBT is
equivalent to the series connection of on-resistance RCE(on)
and a constant voltage source VT0, while the SiC MOSFET
can be simplified to an on-resistance RDS(on). Therefore, the
current sharing of the paralleled devices depends on their
on-resistances and on-threshold voltage levels of the Si
IGBT and SiC MOSFET.
FIGURE 5. Steady-state model of hybrid parallel devices.
As shown in Fig. 5, the steady-state current flowing





















Due to the turn-on threshold voltage of IGBT, there will
be no current flowing through Si IGBT if iL is too small, for
the forward voltage is less than VT0. Therefore, the current
flowing through the SiC MOSFET and/or Si IGBT depends
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If the overall forward current of the hybrid current is
smaller than Ib, the forward voltage drop of the hybrid
switch is lower than VT0, the load current iL will flow
through the SiC MOSFET only. If the overall forward
current is larger than Ib, both devices will undertake the
forward current. When current flows in both Si IGBT and
SiC MOSFET, the ratio of the current flowing in Si IGBT
and SiC MOSFET can be defined as:
L DS(on) T0C
D L CE(on) T0
i R Vi
a





When the forward current is evenly distributed in Si
IGBT and SiC MOSFET, we can get a=1. If a＜ 1, SiC
MOSFET undertakes most forward current; If a＞1, Si IGBT
undertakes most forward current. IL0 is the load current when
it is distributed evenly in the two devices of the hybrid switch









One can get IL0=18 A in Fig. 2.
In one switching period, the conduction energies of Si
IGBT and SiC MOSFET can be expressed as:
2
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B. SWITCHING LOSS MODEL
As shown in Fig.4, in pattern I, the SiC MOSFET turns
on before and turns off after the Si IGBT. During the
switching delay time, the SiC MOSFET undertakes all
forward current for a short time, and the IGBT achieves ZVS
turn-on. In pattern II, the SiC MOSFET turns on and off after
the Si IGBT. The SiC MOSFET is ZVS turn-on and IGBT is
ZVS turn-off. In pattern III and IV, IGBT is turned off later
than the SiC MOSFET. Si IGBT undertakes all forward
current which leads to more conduction loss in these patterns.
Moreover, the hard turn-off of Si IGBT leads to more
switching loss. Therefore, turning off Si IGBT later than SiC
MOSFET is no use decreasing power loss. In this study,
pattern III and IV are not considered due to large hard-
switching-off loss of IGBT.
1) TURN-ON LOSS
The switching characteristics of the hybrid switch under
different turn-on time delay levels are different. The delay
time of the turn-on gate signals between the SiC MOSFET
and the Si IGBT is defined as Ton_delay. When Ton_delay is
greater than zero, the SiC MOSFET is turned on ahead of the
Si IGBT. When Ton_delay is less than zero, it means that the
SiC MOSFET is turned on lagging behind the Si IGBT.
Similarly, the hard-switching-on time of SiC MOSFET is
defined as Ton_MOS and the hard-switching-on time of Si
IGBT is Ton_IGBT. The following four cases are analyzed.
① Ton_delay≥0 and Ton_delay＞Ton_MOS
FIGURE 6. Turn-on process when Ton_delay＞Ton_MOS.
The turn-on process of hybrid switch when Ton_delay＞
Ton_MOS is shown in Fig. 6. When the Si IGBT is ZVS turn-
on and its turn-on loss is almost zero. The turn-on loss of
the hybrid switch is all provided by the SiC MOSFET,
which is equal to the hard-switching-on loss of the SiC
MOSFET.
on_MOS
on hard_on_MOS D DS0
( ) ( )d
T
E E i t v t t   (8)
When the SiC MOSFET is fully turned on, the Si IGBT
is still off and all load current flows through the SiC
MOSFET during time interval Ton_delay. As analyzed in
Section II, the hybrid switch produces some conduction loss.
It is more than the conduction loss when both devices
participate in the switching-on transient. The additional
conduction loss is defined as △Econ_MOS_on which is the
integration value of the conduction loss between only SiC




con_MOS_on O DS F
O DS F on_delay on_MOS
( )d
( ) ( )
T
T
E I V V t
I V V T T
   
    
 (9)
where VDS is the voltage drop of the SiC MOSFET during
the turn-off delay time, and VF is the voltage drop of the
hybrid parallel switch when SiC MOSFET and Si IGBT are
both turned on, and IO is the load current. We can see that
the additional conduction loss increases with the increase of
the turn-on time delay.
② Ton_delay ≥0 and Ton_delay≤Ton_MOS
The turn-on process of hybrid switch is shown in Fig. 7.
When the Si IGBT is turned on, the current flowing in the
SiC MOSFET has not risen to the load current IO. Therefore,
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the Si IGBT has to undertake part of the load current and
generate turn-on loss during its turn-on period. At this time,
the Si IGBT cannot achieve ZVS turn-on. The turn-on loss of
the hybrid switch consists of two parts: the turn-on loss
caused by SiC MOSFET during Ton_delay, and the turn-on loss
caused by both SiC MOSFET and Si IGBT after Ton_delay and
before the hybrid switch is fully turned on. The turn-on loss





D DS D C F0




i t v t i t i t v t
 
     
(10)
where Ton is the time period from SiC MOSFET begins to
turn on to the hybrid switch is completely turned on, vF is
the voltage drop of the hybrid switch. Under this condition,
the turn-on loss of the hybrid switch only includes the
respective turn-on losses of SiC MOSFET and Si IGBT.
FIGURE 7. Turn-on process when Ton_delay≤Ton_MOS.
③ Ton_delay＜0 and |Ton_delay|≤Ton_IGBT
This working condition is similar to condition ②, Si
IGBT and SiC MOSFET jointly participate in the turn-on
process, and there is no additional conduction loss during
Ton_delay. When the SiC MOSFET is turned on, the current
flowing in the Si IGBT has not yet risen to the load current.
Therefore, the SiC MOSFET has to undertake part of the
load current and generate some of the turn-on losses. Under
this working condition, the turn-on loss of the hybrid switch
includes two parts: the turn-on loss caused by the Si IGBT
during Ton_delay, and the turn-on loss caused by both SiC
MOSFET and Si IGBT after Ton_delay and before the hybrid
switch is fully turned on. The turn-on loss expression of the
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④ Ton_delay＜0 and |Ton_delay|＞Ton_IGBT
When the turn-on delay time Ton_delay is greater than the
Si IGBT hard-switching-on time Ton_IGBT, the SiC MOSFET
in the hybrid device is in the ZVS turn-on state, and its turn-
on loss is zero. At this time, the turn-on loss of the hybrid
device is the hard-switching-on loss of the Si IGBT which is
defined as Ehard_on_IGBT. Moreover, when the hybrid device is
fully turned on, the Si IGBT will undertake the full load
current, resulting in additional conduction loss △Econ_IGBT.
Therefore, the turn-on loss and additional conduction loss of




con_IGBT_on O CE F
O CE F on_delay on_IGBT
( )d
( ) ( )
T
T
E I V V t
I V V T T
   
    
 (12)
on_IGBT
on hard_on_IGBT C CE0
( ) ( )d
T
E E i t v t t   (13)
Under the traditional switching-on strategy, the SiC
MOSFET is turned on ahead of the Si IGBT so that the Si
IGBT can realize the ZVS turn-on, but it will result in the
additional conduction loss of the SiC MOSFET. With
inappropriate time delay, even more conduction loss will be
introduced in during the turn-on time delay. If we take
additional conduction loss into consideration, the turn-on loss
of the hybrid switch can be approximately expressed as (14).
When Ton_delay= 0, Es_on can be expressed as (15).
on
on_delay 0on D C F0
( ( ) ( )) ( )d
T
TE i t i t v t t    (15)
where Ton is the time period from Si IGBT begins to turn on
to the hybrid switch is completely turned on.
It is obvious that Es_on is the smallest when Ton_delay= 0,
which means each device should turn on at the same time to
reduce the switch-on loss. Therefore, setting reasonable turn-
on time delay is very important to achieve ZVS turn-on for Si
IGBT or SiC MOSFET. However, the additional conduction
loss will be increased and even greater than the total power
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2) TURN-OFF LOSS
The turn-off process of hybrid switch will be analyzed is
shown in Fig. 8. During the turn-off time delay, the SiC
MOSFET is still conducting while the Si IGBT is turned off,
the voltage drop of the hybrid switch is the forward voltage
of the SiC MOSFET. Therefore, the zero-voltage switching-
off of the Si IGBT can be realized. The turn-off power loss
caused by tail current of the Si IGBT can be reduced
significantly. The turn-off loss of the SiC MOSFET is equal
to its hard-switching-off loss, which can be expressed as:
off_delay off_MOS
off_delay
off_MOS D DS( ) ( )d
T T
T
E i t v t t

  (16)
When the DC bus voltage and load current are
constant, switching-off loss of the SiC MOSET is only
related to the device itself. During the turn-off delay time,
SiC MOSFET undertakes the full load current, the hybrid
switch will produce more conduction loss than both devices
are conducting. The additional conduction loss is defined as
△Econ_MOS_off which can be derived as (17)
FIGURE 8. Turn-off process.
off_delay
con_MOS_off O DS F0
O DS F off_delay off_MOS
( )d
( ) ( )
T
E I V V t
I V V T T
   
    
 (17)
We can see that the additional conduction loss increases
gradually with the increase of the turn-off delay time. A
longer turn-off delay time will cause a larger △Econ_MOS_off.
The IGBT is ZVS-off without undertaking the high
voltage since the SiC MOSFET is still conducted during the
short turn-off delay time. When the SiC MOSFET is turned
off, the Si IGBT carriers have not fully recombined, and a
current spike is generated, which results in a power loss of
the IGBT. The large amount of stored charge in the drift
region of the IGBT decreases exponentially due to the
minority carrier recombination during the gate turn-off delay
time [28]. The stored charge is proportional to the current
[29], therefore, the turn-off loss of the Si IGBT displays an
exponentially decrease with the increase of delay time. The
turn-off loss caused by stored charge can be considered as
the sum of a zero-state response and a zero-input response.
The zero-state response caused by undertaking the blocking




where τ0 is the lifetime of the IGBT. Ehard_off_IGBT is the hard-
switching-off loss of the IGBT at a certain forward current,
which can be expressed as:
off_IGBT
hard_off_IGBT C CE0
( ) ( )d
T
E i t v t t  (19)
The other part of IGBT turn-off loss is caused by
removing inherent plasma [30]. The zero-input response is
related to the residual turn-off switching loss of the IGBT
which is mainly influenced by the DC-link voltage and has
nothing to do with the turn-off delay time. Therefore, the
zero-input response can be expressed as:
)1( 0off_delay/res_offoff_IGBT2
TeEE  (20)
where Eres_off is the residual turn-off switching loss of the
IGBT.









where τ=1/ τ0, which is the exponential time constant for the
dependency of the IGBT’s switching off loss on the gate
turn-off delay time. Therefore, when Toff_delay= 0, the Si IGBT
is in the hard turn-off state, and the residual loss of the IGBT
is the hard-switching-off loss under the steady-state. When
Toff_delay is large enough, since the minority carriers in the
drift region disappear after the recombination process, the
residual loss of the Si IGBT is basically stable. When the SiC
MOSFET is turned off and the hybrid device undertakes the
bus voltage again, the parasitic capacitance charging of the Si
IGBT itself will also produce a current spike, resulting in
some residual losses.
In summary, the turn-off loss of the hybrid switch when
the Si IGBT is turned-off ahead of the SiC MOSFET can be
expressed as:
off_IGBToff_MOSoff EEE  (22)
Therefore, setting reasonable turn-off delay time is very
important. If Toff_delay is too short, the loss caused by the
current spike of the IGBT is large, and zero-voltage
switching cannot be effectively realized. However, if the
turn-off delay time is too long, the excessive additional
conduction loss of SiC MOSFET may lead to more power
loss as well. It can be seen that the turn-off delay time of the
hybrid switch has a great influence on its switching loss.
With the consideration of △Econ_MOS_off, the total switching
loss affected by Toff_delay can be described as:
off_IGBTMOS_off_conoff_MOSoff_delay EEEE  (23)
From (16) and (17) we can see that the total turn-off
loss of SiC MOSFET is increasing linearly, and its
increasing speed is the difference of the conduction loss of
hybrid switch and SiC MOSFET with the value of
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(VDS−VF)·IO. The Eoff_IGBT decreases exponentially,
therefore its decreasing speed is getting slower with Toff_delay.
If Toff_delay is large enough, the decreasing speed of Eoff_IGBT
is nearly zero. Therefore, there must be one optimal Toff_delay
where the Eoff_delay is minimized. When the derivatives of
△Econ_MOS_off and Eoff_IGBT have same value, the Eoff_delay is
smallest. So the optimal turn-off delay time Toff_delay_optimal












With the increase of Toff_delay, before Toff_delay_optimal, the
decreasing speed of Eoff_IGBT is larger than the increasing
speed of △Econ_MOS_off, therefore the Eoff_delay is decreasing
during this period. Once Toff_delay is larger than Toff_delay_optimal,
the Eoff_delay begins to increase.
The essential parameters to calculate the optimal turn-
off time delay is shown in Table 3. These parameters are
obtained from the static characteristics measured in Part.II
and the double pulse test of the Si IGBT and SiC MOSFET.
TABLE III








Therefore, according to equation (24), the theoretical
Toff_delay_optimal is calculated as 1.98 μs.
IV. SWITCHING DELAY TIME OPTIMIZATION FOR
POWER LOSS REDUCTION
A better dynamic performance of hybrid switch includes
high switching speed, low switching loss, low settling time,
low overshoot, and slight oscillation. These characteristics
are influenced by varies factors such as the design of driving
circuit and the layout of circuit. In this study, we mainly
focus on power loss reduction, and verify the optimal gate
signal sequence by minimizing the power loss of hybrid
switch. According to the previous analysis, the optimal
switching sequence for the hybrid switch is Si IGBT and SiC
MOSFET turn on synchronously; Si IGBT turns off ahead of
SiC MOSFET for Toff_delay_optimal shown in (24). To verify the
optimal switching sequence, a double pulse test in an
inductive clamped circuit was performed for the evaluation
of the switching performance of the hybrid switch, as shown
in Fig. 9. The STM32 single-chip microcomputer is used to
generate the dual-pulse gate drive signal for the two discrete
devices in hybrid switch. The driving board of each device is
discrete. The VGS of Si IGBT and SiC MOSFET are +20
V/−4 V and +15 V/−8.7 V respectively. The turn-on delay
time of Si IGBT varies from 0.2 μs ahead of the SiC
MOSFET to 0.2 μs lag behind the SiC MOSFET; the turn-off
delay time of SiC MOSFET varies from 0 μs to 4 μs lagging
behind Si IGBT. The working conditions of the circuit are
listed in Table 4.
FIGURE 9. Schematic of the test platform.
FIGURE 10. Experimental setup.
TABLE IV
TESTING CONDITIONS OF DOUBLE PULSE TEST
parameter value
DC bus voltage 600 V
Load current 30 A
Load inductor value 600 μH
Bypassing capacitor value 110 μF
A. TURN-ON DELAY TIME
Fig. 11 shows the turn-on waveforms under different Si
IGBT turn-on delay times when Ton_delay≥0 and
Ton_delay>Ton_MOS. When the turn-on delay time is long enough,
all load current is flowing through the SiC MOSFET at the
moment the hybrid device is turned on. When iD rises to IO,
due to the reverse recovery current of the diode, iD continues
to rise, a small current spike appears. After the reverse
recovery current of the diode reaches its peak value, forward
voltage of the hybrid switch begins to rise, and the voltage on
CGC and CCE will quickly drop to almost zero. The discharge
current on CCE creates a reverse current flowing through the
Si IGBT, and this reverse current will be superimposed on
the turn-on current of the SiC MOSFET. Once IGBT is
turned on, the load current starts to commutate from the SiC
MOSFET to the IGBT and gradually reaches the steady state.
Fig. 12 shows the turn-on process under different Si
IGBT turn-on delay times when Ton_delay≥0 and
Ton_delay≤Ton_MOS. Under this condition, when the Si IGBT is
turned on, the current flowing through the SiC MOSFET has
not yet risen to the load current, so the Si IGBT also has to
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undertake part of the load current and generate turn-on losses.
During the Ton_delay, the SiC MOSFET turns on firstly, and the
current is gradually commutated from the freewheeling diode
to the channel of SiC MOSFET. At the end of Ton_delay, iD has
not risen to IO, the load current starts to flow into the Si
IGBT at this time, iC begins to rise and iD continues rising.
When iD+iC=IO, the current in the diode drops to 0, but due to
its reverse recovery characteristics, iC and iD will continue
increasing until the diode reverse recovery current reaches its
peak value. At this moment, vDS begins to drop. When vDS
drops to the conduction voltage of the hybrid switch, the
turn-on process basically ends. iC and iD in the hybrid switch
are redistributed until it reaches a steady state.
(a)
(b)
FIGURE 11. Turn-on process of hybrid switch when Ton_delay≥0 and Ton_delay
＞Ton_MOS. (a)Ton_delay= 0.1 μs. (b)Ton_delay=1 μs.
(a)
(b)
FIGURE 12. Turn-on process of hybrid switch when Ton_delay≥0 and
Ton_delay≤Ton_MOS. (a)Ton_delay=0. (b)Ton_delay= 20 ns.
Fig. 13 shows the turn-on waveforms under different Si
IGBT turn-on delay times when Ton_delay<0 and
|Ton_delay|≤Ton_IGBT. The operating principle of the device
switching on is similar to the working condition that when
Ton_delay≥0 and Ton_delay≤Ton_MOS. At the moment SiC
MOSFET is turned on, the current flowing through the Si
IGBT has not yet risen to the load current, the hybrid switch
is not fully turned on, both devices take part in the load
current conduction during turn-off transient process.
(a)
(b)
FIGURE 13. Turn-on process of hybrid switch when Ton_delay＜0 and
|Ton_delay|≤Ton_IGBT. (a)Ton_delay= -20 ns. (b)Ton_delay= -40 ns.
Fig. 14 shows the turn-on waveforms under different
turn-on delay times when Ton_delay<0 and |Ton_delay|>Ton_IGBT.
The operating principle is similar to the working condition
Ton_delay>0 and Ton_delay>Ton_MOS. When the SiC MOSFET is
turned on, the Si IGBT has been fully turned on, and the SiC
MOSFET can achieve ZVS turn-on. In this process, the
IGBT is in a hard turn-on state and undertakes all turn-on
losses of the hybrid switch. While the SiC MOSFET can
achieve ZVS turn-on, and its turn-on switching loss is almost
zero. SiC MOSFET has no additional conduction loss as well.
(a)
(b)
FIGURE 14. Turn-on process of hybrid switch when Ton_delay＜0 and
|Ton_delay|＞Ton_IGBT. (a)Ton_delay= -0.2 μs. (b)Ton_delay= -1 μs.
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Fig. 15 shows the relationship between the turn-on
switching loss Eon of the hybrid switch and the turn-on delay
time Ton_delay. As the turn-on delay time is shortened from
−0.2 μs to −0.1 μs, the Si IGBT is turned on ahead of SiC
MOSFET, the turn-on switching loss of the Si IGBT remains
unchanged. During this period, the turn-on switching loss is
all composed of the hard-switching-on loss of Si IGBT,
which is about 1.05 mJ. When the turn-on delay time is
shortened from −0.1 μs to 0, the turn-on switching loss of Si
IGBT is significantly reduced. The turn-on loss of SiC
MOSFET increases slightly at the same time, therefore the
total turn-on switching loss of the hybrid switch decreases.
When the Ton_delay is 0, the total turn-on loss of the hybrid
switch is the smallest, which is about 0.28 mJ. When the
turn-on delay becomes greater than zero, the Si IGBT is
turned on lagging behind SiC MOSFET. As the turn-on
delay time increases from 0 to 0.08 μs, the turn-on switching
loss of the Si IGBT continues to decrease, but the decreasing
speed is getting lower. The turn-on loss of the SiC MOSFET
continues to increase, the total turn-on loss of the hybrid
switch increases as well. After 0.08 μs, the turn-on loss of the
hybrid switch remains basically unchanged. At this time, the
total turn-on loss equals to the hard-switching-on loss of SiC
MOSFET, whose value is about 0.58 mJ. Therefore, the
lowest turn-on switching loss appears when Si IGBT and SiC
MOSFET are turned on synchronously, and the turn-on
switching loss can be decreased for about 73% compared
with using Si IGBT only and about 52% compared with
using SiC MOSFET only.
FIGURE 15. Turn-on switching losses of the hybrid switch as a function of
Ton_delay.
When the absolute value of the delay time Ton_delay of the
gate signal is small, the load current has not been fully
commutated to the hybrid switch at the end of the Ton_delay.
Therefore, after the period of turn-on delay time ends, both
devices participate in the turn-on process. The di/dt of the
hybrid switch is the sum of the di/dt of these two devices,
which is larger than that of either device. When the load
current is constant, if the time when both devices participate
in the turn-on process is longer, the total switching-on time
will be shorter, and the turn-on loss of the hybrid switch will
be less. Fig.16 shows how the di/dt of the hybrid switch
changes with Ton_delay. When the Ton_delay is less than −0.1 μs,
the di/dt of the hybrid switch is only about 0.34 A/ns, which
is the same as the switching on speed of the Si IGBT; when
the Ton_delay is greater than 0.08 μs, the di/dt of the hybrid
switch is about 0.56 A/ns, which is the same as the switching
on speed of the SiC MOSFET, and it is about 65% faster
than the turn-on speed of the Si IGBT. When the Ton_delay is
zero, the di/dt of the hybrid switch is 0.86 A/ns, which is
about the sum of the turn-on speeds of Si IGBT and SiC
MOSFET. It is almost 153% higher than that of Si IGBT.
Therefore, for the hybrid switch, the optimal turn-on
sequence is that the two devices are turned on at the same
time, that is, the optimal turn-on delay is zero.
FIGURE 16. Relationship between current rating of hybrid switch and
Ton_delay.
B. TURN-OFF DELAY TIME
The testing condition of turn-off process is the same as
that of turn-on process. Fig.17 shows the turn-off process of
a hybrid switch with turn-off delay times of 0.1 μs, 0.4 μs,
1.0 μs and 2.0 μs, respectively. When vGE becomes low level,
the current in the Si IGBT is firstly reduced to almost zero,
achieving ZVS turn-off. However, due to the internal
structure of each device in the hybrid switch, Si IGBT will
generate a current spike at the moment when SiC MOSFET
is turned off. This current spike causes the Si IGBT to
generate turn-off losses. With the increase of Toff_delay, its
peak value gradually decreases. The SiC MOSFET
undertakes a hard-switching-off process.
(a)
(b)
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(c)
FIGURE 17. Relationship between current rating of hybrid switch and
Toff_delay. (a)Toff_delay= 0.1 μs. (b)Toff_delay= 1 μs. (c)Toff_delay= 2 μs.
The internal structure of Si IGBT is equivalent to a
cascade of MOSFET and a BJT. When the Si IGBT is turned
off, the MOSFET channel is quickly turned off, and iC
quickly drops to zero. In the turn-off delay time, the SiC
MOSFET undertakes all the load current, and the forward
voltage of the hybrid device is the same as that of the SiC
MOSFET. Therefore, the residual carriers in the internal drift
region of the Si IGBT can only disappear by the
recombination process and the compound speed changes
exponentially. When the SiC MOSFET is turned off, vDS will
quickly rise to the DC bus voltage. If the recombination of
the residual carriers in the Si IGBT is not completed within
the Toff_delay time, then the minority carriers in the Si IGBT
need to withstand the high dv/dt during the turn-off process
of the SiC MOSFET, resulting in a high rate of carriers
extraction. This causes a turn-off current spike of the Si
IGBT. Fig. 18 shows the relationship between the turn-off
current spike and the turn-off delay time under different turn-
off gate resistance RG(ext). The change of RG(ext) also results in
the change of dvDS/dt during the turn-off process.
FIGURE 18. Relationship between the turn-off current spike of Si IGBT and
turn-off delay time under different RG(ext).
Table 5. shows the turn-off dvDS/dt corresponding to
different RG(ext). From Fig.18 we can intuitively see that the
turn-off current spike of Si IGBT varies with the changes in
dvDS/dt. With the RG(ext) increases, dvDS/dt gradually decreases,
the turn-off speed of SiC MOSFET becomes slower, and the
carrier extraction speed of Si IGBT becomes slower, so the
peak value of the turn-off current spike of Si IGBT decreases
as well. When dvDS/dt is constant, the current spike of Si
IGBT decreases with the increase of Toff_delay. The longer
Toff_delay will lead to the better completion of the IGBT carrier
recombination. The current spike formed after the extraction
of carrier is also smaller. When Toff_delay=0.1 μs, the IGBT
turn-off current peak value Ipeak=27.2 A, which is very close
to the load current value. When Toff_delay=2.0 μs, Ipeak=14.8 A,
which drops for about 45.6% compared with Toff_delay=0.1 μs.
TABLE V
VARIATION RATIO OF VDS UNDER DIFFERENT EXTERNAL GATE
RESISTER




Fig. 19 shows the relationship between the turn-off
switching loss of the Si IGBT and turn-off delay time Toff_delay.
For Si IGBT, the turn-off switching loss is caused by its turn-
off current spikes when the SiC MOSFET is turned off. This
residual loss decays exponentially as the Toff_delay increases.
The turn-off switching loss of Si IGBT decreases
exponentially with the increase of Toff_delay. With the increase
of gate resistances RG(ext), the turn-off switching loss
increases when the Toff_delay is short, especially when Toff_delay
is less than 1μs. When Toff_delay is more than 1μs, the
difference of the switching loss can be ignored. Although the
IGBT current spike decreases with the increase of the RG(ext),
the switching speed decreases as well, which leads to a larger
switching loss.
FIGURE 19. Relationship between the turn-off loss of Si IGBT and turn-
off delay time under different RG(ext).
The turn-off loss of the SiC MOSFET mainly contains
the hard-switching-off loss. However, the additional
conduction loss must be taken into consideration since
Toff_delay may cause additional conduction power loss. When
Toff_delay is too long, additional conduction loss leads to
more total loss of the hybrid switch. Fig. 20 shows the
relationship between power loss of the SiC MOSFET and
Toff_delay. During the turn-off process, the power loss of the
SiC MOSFET consists of two parts: additional conduction
loss and hard-switching-off loss. Additional conduction loss
increases with turn-off delay time, while hard-switching-off
loss is constant, so the turn-off loss of SiC MOSFET
increases linearly with Toff_delay increases.
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FIGURE 20. Relationship between the turn-off loss of SiC MOSFET and
turn-off delay time under different RG(ext).
Fig. 21 shows the relationship between the total turn-off
loss of hybrid switch and the turn-off delay time Toff_delay
when the gate resistance is 5 Ω. The curve of hybrid switch is
the sum of Si IGBT and SiC MOSFET power loss curves.
The total turn-off loss of the hybrid switch decreases first and
then increases. The minimum turn-off loss point can be
found when Toff_delay changes. When the turn-off loss of the
hybrid switch is minimum, the corresponding Toff_delay is the
optimal turn-off delay time. Clearly, Toff_delay_optimized=2.0 μs.
This value is quite close to the theoretical Toff_delay_optimized
(1.98 μs) obtained in Part.III. Therefore, the feasibility of the
power loss model is verified. This means that when the SiC
MOSFET lags behind the Si IGBT by about 2.0 μs, the total
turn-off poloss of the hybrid parallel switch is the smallest,
and Eoff_min is about 0.54 mJ, which is about 61.4% reduction
compared with using pure Si IGBT as the switching device.
FIGURE 21. Relationship between the turn-off loss of the hybrid device
and the turn-off delay time when RG(ext) is 5Ω.
Fig. 22 shows the relationship between the power loss
of the hybrid switch and Toff_delay with different gate resistor.
With the increase of the external gate resistor, the turn-off
switching loss of the hybrid switch increases slightly.
However, the external gate resistor changes, the switching-
off energy firstly decreases and then increases. The lowest
power loss always appears when Toff_delay_optimized is 2.0 μs.
FIGURE 22. Relationship between the turn-off loss of the hybrid device
and the turn-off delay time under different RG(ext).
V. PERFORMANCE EVALUATION
To verify the superiority of the SiC/Si hybrid switch
with the optimal switching sequence, simulations are
carried out in LTSpice. A hybrid-switch based Buck
converter, shown as Fig. 23, is built and tested to verify the
conversion efficiency improvement by using optimized
switching time delay. The C2M0160120D and
IKW25N120T2 are selected to constitute the hybrid device.
The parameters are tabulated in Table 6.
FIGURE 23. Schematic of hybrid-switch based Buck converter.
TABLE VI
TESTING CONDITIONS OF BUCK CONVERTER
parameter Value
DC bus voltage 400 V
Switching frequency 50 kHz
Turn-on delay time of Si IGBT 0 μs
Turn-off delay time of SiC MOSFET 2 μs
Rated load power 4 kW
Rated output voltage 120 V
Fig. 24 shows the relationship between the turn-off
delay time of Si IGBT and the efficiency of the converter.
When Toff_delay is quite low, the efficiency is low because of
the large switching loss of IGBT. When Toff_delay is 2.2μs,
the efficiency is the highest, which is about 95.4%. When
Toff_delay continues increasing, the efficiency begins to
decrease because of the increasing additional conduction
loss of the SiC MOSFET.
Fig. 25 shows the relationship between the turn-on
delay time of Si IGBT and the efficiency of the converter. It
can be seen clearly that when Si IGBT and SiC MOSFET
are turned on synchronously, the converter has the highest
efficiency.
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FIGURE 24. Schematic of hybrid-switch based Buck converter.
FIGURE 25. Schematic of hybrid-switch based Buck converter.
The comparison of the efficiency between hybrid-
switch based converter and pure Si IGBT based converter is
shown in Fig. 26. Five load operating points, namely, 20%,
40%, 60%, 80%, and 100% are simulated. The turn-on
delay time is set to be 0 s, the duty cycle of SiC MOSFET
is 0.3, and the Si IGBT is turned-off 2 μs earlier than SiC
MOSFET. The efficiency is increased by 7.5% at 20% load
condition, and by 2.5% at full load condition. Therefore,
using hybrid switch with the optimized switching sequence
can significantly improve the efficiency of the Buck
converter.
FIGURE 26. Schematic of hybrid-switch based Buck converter.
VI. CONCLUSION
In this paper, a generic power loss calculation model is
established according to the conduction characteristics of the
hybrid switch, and then an optimized timing sequence of
hybrid parallel switch is studied. Based on the power loss
calculation model, the optimal turn-on sequence is that Si
IGBT and SiC MOSFET are turned on at the same time. By
contrast, the optimal turn-off sequence is Si IGBT turns off
ahead of SiC MOSFET, and the optimal turn-off delay time
can be calculated according to the power loss model.
Therefore, in the case study, Si IGBT is turned off before SiC
MOSFET for about 2 μs. The switching characteristics of
hybrid parallel switches working on this switching sequence
are analyzed both theoretically and experimentally.
A. Turn-on delay time
The turn-on switching loss is the smallest when Si
IGBT and SiC MOSFET are turned on at the same time. The
experiment compared the total power loss when Si IGBT
turned on ahead of and lag behind SiC MOSFET with
different turn-on delay time. Since the switching on speed of
the hybrid parallel switch is the fastest, the switching loss is
the smallest. It is not necessary to additionally set a turn-on
delay time of the Si IGBT lagging turn-on. When Si IGBT
and SiC MOSFET are turned on synchronously, the turn-on
switching loss can be decreased for about 73% compared
with using Si IGBT only and about 52% compared with
using SiC MOSFET only.
B. Turn-off delay time
During the turn-off process, when the Si IGBT is turned
off ahead of the SiC MOSFET, there is still a current spike in
the Si IGBT due to carrier extraction at the moment the SiC
MOSFET is turned off. This will cause additional turn-off
loss on the Si IGBT. The Si IGBT current peak value and
turn-off loss value decrease with the increase of turn-off
delay. During the turn-off delay time, the turn-on loss of SiC
MOSFET increases with the increase of turn-off delay time.
Therefore, the switching off power loss of the hybrid switch
firstly decreases and then increases with the increase of turn-
off delay time. A short turn-off delay time can efficiently
help decrease the power loss of the hybrid switch, but it
cannot be too long. For the hybrid switch mentioned in this
paper, the optimal turn-off delay is 2 μs, and the Eoff_min is
decreased about 61.4% than using pure Si IGBT as the
switching device.
C. Verification on Buck converter
The simulation results show that the optimized
switching gate sequence is improved to be efficient in
decreasing the power loss of the hybrid switch and
improving the efficiency of the converter. With the optimal
switching time delay, the efficiency of the Buck converter is
significantly improved for about 2.5% at full load and 7.5%
at 20% load. Therefore, the switching sequence strategy is
instructive in designing a converter based on SiC/Si hybrid
switch.
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